UNIVERSITY OF RUHUNA - FACULTY OF TECHNOLOGY

BACHELOR OF ENGINEERING TECHNOLOGY

Level II (Semester II) Examination, April 2019.

Course Unit: ENT2213 Digital Electronic Systems

Time Allowed Three Hours

e) Oraw gate diagram and write the truth table of the following gates NOT, OR, AND, NOR, and

[Answer All (4) Questions]

Instructions

- This question paper consists of 4 questions. All questions must be answered.
- All answers to new questions should start in a new page, and all the answers to each question should be organized together.
- All calculations should be shown, and all assumptions stated clearly.
- This is a closed book exam and therefore no study material is allowed during the exam.
- Calculators and cell phones are strictly prohibited.

d in digital electronics, Show the construction of (hint- a NAND gate is a negative OR gate)

1

01.

- a) Write down the 8-bit binary representation of 47, show your work clearly.
- b) Write down 2's compliment, 8-bit representation of -93, show your work clearly.
- c) Do the following arithmetic operations using the 8 bit binary representation of the numbers, show your work clearly. Level II (Semester II) Examination, April
 - 1. 14 × 3
 - $24 \div 8$ 11.
- d) Add the following 8 bit 2's compliment binary numbers and indicate which ones have an overflow error. Show your work clearly and why and how you decided there is an overflow error.
 - 00011010 + 11000001 1.
 - 10001001 + 11010001 11.
 - 111. 01100001 + 11010001
- e) Draw gate diagram and write the truth table of the following gates NOT, OR, AND, NOR, and NAND gates. (Not gate is done for you)


NOT			OR		AND		-	NOR			NAND		
													dila
1	>obe	inwans	ust be	An ano	quest	llA .er	nobzou	p A to		00 18QI	iq nob	lasup:	This
oup (eers to ea	Hens 9	d all th	ins ,em	iq won	is ni s	nois bi	ooda a			r od en	oweni	s HA
									The second second				
A	0	A	В	Q	Α	В	Q	A	В	Q	A	В	Q
A 1	Q	A 0	B 0	Q	A 0	B 0	Q	A: 0	B 0	Q	A	B 0	Q
A 1 0			1000	Q	00000000		Q	The state of the s		Q			Q
1		0	0	Q ₃	0	0	P. Q	0	0	AGOR	0	0	D. Q

NAND gate is one of the universal gates used in digital electronics, Show the construction of NOT, AND, and OR gates using NAND gates. (hint- a NAND gate is a negative OR gate)

a) Write the SOP (Sum of Products) and the POS (Product of Sums) expressions for the following truth table, where A, B, C and D are inputs and Q is the output.

	THE RESIDENCE AND THE	NOTES IN A STORY OF THE	the strate of the second		
Α	В	C	D		Irigil A – 8
0	0	0	0	-	and O (Low) if all t
	0	0 0	ic notive t	0.00	Tis nA – D
0	0	1	5 THO 11 15	MI H 1WOJ)	turned ON, and D
0	0	1 (11811)	ua give:	U	fov A - 0
0	1	0	THE 0 5413		there is a power l
0	HO THUL	DILL O LINE	autorpacic.	ns and an	The build
0	1	1	0 9	ons are tru	the below conditi
011001	ens Tilline	eonqpres	spiet (son	200 0 mos	1. The f
obligios i	A 10 0 8H)	nemolupe	ne eloctric	st or e of t	2. At lea
1	3500st Arc	dns Owoc	the main	norigewo	3. The p
1	0	1 (9/4	(stato 0/L	140 1 612	w esie 10 -
1	0	1	1	1	
le general	ssion f for t	acts) 0 xpre	boit0 om	(2) (D)2 b	Find the minimiz
1	1	0	1	0	
1	1	1	0	0	
1	1	1	1	1	malum in a minimum and in
	0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1	0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 1	0 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 0 1 1 0 0 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0

- b) Draw the Karnaugh map for the above truth table and find the minimized SOP and POS expressions using the Karnaugh map, show all the groups clearly and the terms corresponding to the each of the groups. Use two separate Karnaugh maps for SOP and POS groups.
- c) Draw the combinational logic diagram for the above truth table (minimized) SOP (Sum of products) using only the AND, OR, and NOT gates
- d) Draw the equivalent NAND only logic implementation for the combinational logic circuit below.



e) Draw the Karnaugh map for the following scenario,

A room is equipped with four, A, B, C, and D, sensors as below.


- A An IR motion sensor that gives 1 (High) if the room is occupied (if anyone is present in the room), and 0 (Low) if the room is empty.
 - B A light switch sensor that gives 1 (High) if any of the light switches are turned ON, and 0 (Low) if all the switches of off
 - C An air conditioner switch sensor that gives 1 (High) if the air conditioner switche is turned ON, and 0 (Low) if the switch is off
 - D-A voltage sensor that gives 1 (High) if the main power supply is OK, and 0 (Low) if there is a power loss in from the main grid.

The building has an automatic switch that turns ON (state 1/High) a generator if all of the below conditions are true,

- 1. The room is occupied (someone present) in the room and
- 2. At least one of the electric equipment (lights/ Air conditioner) is ON
- 3. The power from the main power supply is lost or else will stay OFF (state 0/Low).
- f) Find the minimized SOP (Sum of products) expression for the generator switch

03.

a) Write down the output expression for the following circuit



 Simplify the following logic expressions, using the 12 Boolean algebraic rules and the De-Morgan's theorem. Show your work clearly.

$$I. Q = (A+B)(\overline{A}\overline{B} + C + D)$$

II.
$$Q = [A\overline{B}(C + BD) + \overline{A}\overline{B} + \overline{D}]C$$

Connect the following components to achieve the following tasks (Pay attention to the active

$$A + 0 = A$$

$$A + 1 = 1$$

$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$


$$A + A = A$$

$$A +$$


c) Implement the logic function in the table below using a multiplexer with 3 data select inputs, 8 data inputs, and 1 output. Show your work clearly. Connections to all the pins should be shown clearly.


		and the second second	Temperature .	The state of the s	
A	В	C	D	Q	-datas vala s
0	0	0	0	. 1	-C EN
0	0	0	1	0	
0	0	. 1	0	0	— S ₀
0	0	1	1 1	100	mbine two 4.24 — ders to achiev
0	1	0	0	0	S2 , A , A , B2
0	1	0	1	0	a and the adder
0	1	1	0	1	
0	1	1	1	1	— A ₁
1	0	0	0	1	A2 111
1	0	0	11	0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1	0	₹ 1	0	0	_ A,
1	0	1	1	0	
1	1	e 0 a	0	0	
1	1	0	1	1	
1	1	1	0	1	
1	1	1	1	0	

- d) Connect the following components to achieve the following tasks (Pay attention to the active low and active high inputs/outputs)
 - I. Combine two 4-line-to-16-line decoders to achieve a 5-line-to-32-line decoder. In your diagram indicate the 0 to 31 output pins clearly



II. Combine two 4-bit adders to achieve a 8-bit adder, use two 4 bit adders as shown below. $A_1, A_2, \ldots, A_8, and B_1, B_2, \ldots, B_8$. Clearly show the wiring between each of the bits and the adders).





04.

a) Complete the following tables for the given Latches and Flip-Flops, active low input (a) $\bar{S} - \bar{R}$ latch, (b) D Flip-Flop, and (c) J-K Flip-Flop.


c) Shown below is a combinational circuit connected to a bidirectional D flip-flop shift register


	(i) J	-K Flip	Flop	
	Inpu	Output		
J	K	CLK	Q	\bar{Q}
0	0	1		Y
0	1	个	la a	
1	0	个		13.0
1	1	个		

1	ii) D Flip	Flop	Section 2
In	put	Out	put
D	CLK	Q	Q
0	1	Y	
1	1		


(ii	ii) $\overline{S} - \overline{I}$	R Latc	h
In	put	Out	tput
S	R	Q	\overline{Q}
0	0		
0	1		
1	0		
1	1		

b) For a Serial In/Parallel Out 4 -bit shift register, draw the timing diagram for the outputs Q0, Q1, Q2 and Q3 for the given input below (10110000). Initial state







c) Shown below is a combinational circuit connected to a bidirectional D flip-flop shift register.



- I. When $Right/\overline{Left}$ port is set to 0 in which direction do the bits shift?
- II. For which sequences of numbers at Q1, Q2, Q3, and Q4 will the light turn ON?
- III. For which sequences of bit inputs at the serial data input will the light turn ON? (write the sequence from left to right, EX: 1101: 1st input is 1, 2nd input is 1, 3rd input is 0, and 4th input is 1)
- d) Make the necessary connections between the three J-K flipflops to make an asynchronous truncated sequence counter, which will count only from 0 to 5 (you may use any other necessary gates).



e) Write down the three bit binary sequences for an up count (0 to 7) and a down count (7 to 0). Using these sequences and considering the times at which the flip flops toggle, build an up/down synchronous counter using three J-K flip-flops. The counter should have the ability to count both up and down, and the choice is made with a single input UP/\overline{DOWN} (you may use any other logic gates necessary).



f) Calculate the output voltage of the following DAC circuit if the input is 1010.

