University of Ruhuna- Faculty of Technology


Bachelor of Engineering Technology Honours Degree Level 2 (Semester II) Examination, December 2023 Academic year 2021/2022

Course Unit: ENT2213 Digital Electronic Systems

Time Allowed: 3 hrs

- All symbols have their usual meanings.
- Answer all six(06) questions.
- · Use Annexure 1 and 2 to answer the relevant questions.
- The following circuit can operate as a two-level system that can generate HIGH and LOW states of output over a continuous input voltage. Briefly discuss the working principle of the following circuit generating HIGH and LOW logic states.

[2 marks]



- b. Write the decimal number 627 in following forms.
 - Binary representation. [2 marks]
 - ii. Octal representation. [2 marks]
 - iii. Hexadecimal representation. [2 marks]
- c. Digital electronic is based on operating logical functions in binary representation of input signals and alphanumeric characters.
 - What would you understand by the acronyms LSB and MSB in a 8-bits binary number. [1 mark]
 - ii. Briefly, discuss the need and the importance of Octal and Hexadecimal representations in digital electronics. [1 mark]
- a. Define the terms "Combinational Logic" and the "Sequential Logic" in digital electronics.
 [2 marks]
 - b. Define the operation of the gates NOR, and NAND by writing the,
 - i. Truth Table. [1 mark]
 - ii. Boolean expression. [1 mark]
 - c. Sketch the logic circuit diagram for the following Boolean expression. [2 marks]

$$Y = A.B + A.\overline{B}.\overline{C} + A.\overline{C}$$

d. In digital electronic, the Active-High logic consider the High voltage state as logical True(T) state, whereas the Active-Low logic consider the High voltage state as logical False(F) state and vice- versa.


Construct the truth table for following gates and express the function of logic gates in Active-High and Active-Low logic.

(Note: Use the letter T for the True state and F for the False state.)

i. [2 marks]



ii. [2 marks]



Use Boolean Algebra to show that [4 marks]

$$A + B.C = (A + B).(A + C)$$

 Using the distributive law in part (a.) above, express the following equation in product of sum form with 4 product terms, each with a sum of 3 variables. [6 marks]


$$F = H + I.\overline{J} + \overline{K}.L$$

4. Implement the following Boolean function,

$$X = \overline{A}.\overline{B}.\overline{C} + B.\overline{C} + B.C$$


- i. using a 8:1 Multiplexer. [4 marks]
- ii. using a 4:1 Multiplexer plus a NOT gate. [4 marks]
- iii. using a 2:1 Multiplexer plus a NOT gate and an OR gate. [2 marks]

5. The following figure shows a 3-bit Asynchronous counter.



- a. Construct the timing diagram for the binary output of Q₀, Q₁ and Q₂ and explain the working of the counter. Assume all the flip-flops are reset to 0 initially. [3 marks]
 (Use the provided space in Annexure 1 to draw the timing diagram)
- b. For an industrial application, it is required to count from 1 to 6 repeatedly. Drawing the circuit diagram, explain how you would modify the above 3-bit asynchronous counter for this purpose. (Note: Consider the D-flip-flops have active-High set and reset controllers.) [4 marks]
- c. The flip-flops have a propagation time delay. The propagation time delays of D-flip-flops are $T_{PLH} = T_{PHL} \approx 12~ns$ and the propagation time delays of basic logic gates are negligible.
 - i. What is the total propagation time delay of the above counter in part b. [2 marks]
 - ii. Calculate the maximum clock frequency that the above counter can be operated.[1 mark]

- 6.
- a. In digital Electronics what do you understand by the term "Shift Register"? [1 mark]
- The following Figure shows a schematic circuit diagram of a Parallel In /Serial Out 4-bit shift register. Assume the flip flops are RESET initially.




- Describe the operation of the above circuit when the logic sate of the SHIFT/LOAD input is LOW(0) and HIGH(1). [2 marks]
- Complete the following function table for the parallel data input of "1011" for D3, D2, D1 and D0 inputs respectively. [3 marks]

(Use the provided Table 6.b.ii. in Annexure 2)

Operation	CLOCK	input	Q ₀	Q ₁	Q ₂	Q ₃
CLEAR			0	0	0	0
SHIFT/LOAD=0	1	D ₀ =1 D ₁ =1 D ₂ =0 D ₃ =1				
SHIFT/LOAD =1	1					
	1					
	1					
	1					

c. The following circuit shows the circuit diagram of a 4-bit Linear Feedback Shift Register (LFSR). S and R are Active-Low asynchronous set and reset controllers. Initially the flip-flop 1 (FF-1) is SET to HIGH(1) logic state and all the other flip-flops are RESET to LOW(0) logic state.

Describe the operation of the following LFSR by constructing the function table. [4 marks]



(Use the provided Table 6.c. in Annexure 2)

Operation	CLOCK	Q_1	Q_2	Q_3	Q ₄
Initialize		1	0	0	0
CLOCK					

Laws and Rules in Boolean Algebra

2.
$$X+1=1$$

$$3. \qquad X + X = X$$

$$4. \qquad X + \overline{X} = 1$$

8.
$$X.\overline{X}=0$$

Double complement

AND operations

OR operations

12.
$$(X + Y) + Z = X + (Y + Z)$$
 Associative laws

15.
$$X + Y . Z = (X + Y) . (X + Z)$$
 Dual of Distributive Law

16.
$$X + XZ = X$$
 Laws of absorption

17.
$$X(X+Z)=X$$


18.
$$X + \overline{X} Y = X + Y$$
 | Identity Theorems

19.
$$X(\overline{X}+Y)=X.Y$$

20.
$$\overline{X+Y} = \overline{X} \cdot \overline{Y}$$
 De Morgan's Theorems

21.
$$\overline{X}.\overline{Y} = \overline{X} + \overline{Y}$$

5. a. [3 marks]



Annexure 2

Student's Registration No:

6 b. ii. Function Table

Operation	CLOCK	input	Q _o	Q ₁	Q ₂	Q ₃
CLEAR		- V	0	0	0	0
SHIFT/LOAD=0	1	D ₀ = 1 D ₁ = 1 D ₂ = 0 D ₃ = 1				
SHIFT/LOAD =1	1	2				
	1				1	
	1	0.19.57				
	1					

6 c. Function Table

Operation	CLOCK	Q_1	Q_2	Q_3	Q_4
Initialize		1	0	0	0
	9.3				
CLOCK					