Library copy

University of Ruhuna- Faculty of Technology

Bachelor of Information and Communication Technology Honors Degree

Level I (Semester II) Examination, November/December 2023

Academic year 2021/2022

Course Unit: ICT1252 Computer Architecture (Written) Duration 2 hours

IMPORTANT INSTRUCTIONS:

1. The medium of this examination is English.
2. This is a closed book examination.
3. This question paper contains **four (04) pages** including this instruction page.
4. This examination consists of **four (04) questions** that are given equal marks.
5. All symbols have their usual meanings.
6. Answer all the questions.

1.

a)

i. Define the terms ***"computer structure"*** and ***"computer function"***.
ii. Write down three (03) methods that can be used to assess the performance of the PC.
iii. Briefly explain the three (03) key concepts of **Von Neumann Architecture**.

b)

i. Briefly explain the purpose of a **Register** is.
ii. Write down four (04) examples of **registers in the CPU**.
iii. Name four (04) main steps of the **Instruction Cycle** and briefly describe them

c)

i. What is **an Interrupt** in Computing?
ii. Write down two (02) Advantages and two (02) Disadvantages of **Interrupts**. (
iii. Explain what is a **Computer Bus**.
iv. Name three (03) types of computer buses.
v. Define the terms "*Functional Dedication*" and "*Physical Dedication*".

2.

a)

i. Briefly explain what is **cache memory**.
ii. List down two (02) advantages and two (02) disadvantages of **Cache Memory.**
iii. Define the "***Temporal locality***" and "***Spatial Locality***" of reference.
iv. Name four (04) types of **scheduling**.
v. Name two (02) types of **partitioning** in memory management.

b)

i. Name three (03) **mapping functions**. Briefly explain one of them.
ii. Explain what **memory management** is in computer architecture. and discuss why it is important

c) Consider a memory system that uses a 32bit address to address at the byte level and a cache that uses a 64-byte line size. Assuming an associative cache, draw the address format and determine the following parameters.

i. Number of addressable units.
ii. Number of blocks in main memory.
iii. Size of the tag.

3.

a)

i. Briefly define the **RAID (Redundant Array of Independent Disks)**

ii. List down two (02) physical characteristics of **(Magnetic Disks) disk systems.**

iii. Compare the **SRAM (Static RAM)** and **DRAM (Dynamic RAM) with two(02) facts.**

iv. Name two (02) **errors** in semiconductor memory systems.

b)

i. Calculate the check bits for the data word 1011 using the hamming error correction code. Fill in the bit position, position number, and data bits and check for the given data word in Table 01. ~~***(14 marks)***~~

Table 1

Bit position	7	6	5	4	3	2	1
Position number							
Data bits							
Control bits							

C1=D1⊕D2⊕D4

C2=D1⊕D3⊕D4

C3=D2⊕D3⊕D4

ii. Draw the **Venn diagram** corresponding to the check bits for the given data word in 3) b) i).

c)

a. Briefly describe the following terms.

Write Through

b. Write back

i. Name two (02) **integer representations** in computer arithmetic

ii. Calculate the following using the 4–bit **signed magnitude notation**.

a. (+4) + (+3)

b. (-4)+(-3)

iii. Carry out the following addition and subtraction using the 4-bit **1's complement notation**. ***(10 marks)***

a. (+5)+(+2)

b. (-5)+(-2)

4.

a)

i) List **four (4)** elements of a machine instruction.

ii) Apply each of the following operation three times on the data word, 11011100 and write down the answers separately

1. Logical left shift
2. Arithmetic right shift
3. Arithmetic left shift
4. Right rotate

b)

i) Name the **three (3)** most common displacement algorithm types.

ii) Using a diagram, represent the displacement addressing mode and name all the components.

c)

i) Using 4-bit two's complement notation, solve the mathematical calculation (-4)+(-3). Explain whether in any register, overflow exist or not in this operation.

ii) Given below is a floating point number in 32 bit representation. Calculate the true exponent value in decimal. Show all the intermediate steps.

1 10010101 10100010000000000000000

iii) Multiply -4 (multiplicand) by 6(multiplier) using Booth's Algorithm. Use 4-bit binary representation and clearly write down all the intermediate steps you follow.

iv) Convert the answer you obtained in 4) b) iii) in to decimal. Clearly write down the steps you follow.

.....End of the paper.....