



Module Number: EE6304

Module Name: Embedded Systems Design

[Three Hours]

[Answer all questions, each question carries 10 marks]

---

Q1 Answer the following questions by referring to the given program in Figure Q1 (a) written in assembly language. This program initiates the PIC ports according to requirement and then power on a light emitting diode (LED) array by connecting push buttons to the PIC 16F877 microcontroller. (Refer the supplementary Figures of Q1 (b) and Q1 (c))

a) Propose a title for the given program in Figure Q1(a). [1 Mark]

b) Draw a flow chart to demonstrate the given program in Figure Q1(a). [2 Marks]

c) Propose appropriate comments and fill the blank spaces shown in the program.( Refer the instructions given in the Table Q1) [4 Marks]

d) Draw the circuit diagram to implement the hardware part by connecting all resources and components. [3 Marks]

Q2 a) Describe general similarities and differences between 16F84A and 16F877 PIC microcontrollers. [2 Marks]

b) Describe the advantages of in-circuit programming and debugging over the corresponding conventional development process. [1 Marks]

c) State the advantages of flash ROM compared to other memory. [1 Marks]

d) State what you understand by the statement "PIC16FXX series microcontrollers are 8-bit Microcontrollers"? [1 Mark]

e) How many bits does the 8k MCU program memory contain? [1 Mark]

f) For the circuit in Figure Q2 what is the purpose of RC circuit that is connected to the RESET input of the microcontroller?

[2 Marks]




Figure: Q2

g) What is the effect of executing the following instructions?

```
movlw b'11110000'  
movwf trisb
```

[2 Marks]

Q3. a) State the difference between a microprocessor and a microcontroller. [1 Mark]

b) Explain why a pull-up resistor is needed with a switch input. [1 Mark]

c) Briefly explain why hardware timers are useful in MCUs. [2 Marks]

d) Explain how a pre-scalar extends the timer period [2 Marks]

e) Explain why the plain 7-segment LED display needs a code table. [2 Marks]

f) Briefly explain the scanning process used to read a keypad button. [2Marks]

Q4. You have been asked to design an embedded system to regulate glucose levels in the body of someone with diabetes by continuously measuring the level of glucose and dispensing doses of insulin based on those measurements. The chemical glucose sensor generates a 4-bit digital signal. The insulin infusion pump is controlled by a PWM signal. The system has an ON/OFF switch, a RESET switch, alarm speaker and a LCD for blood glucose monitoring. Refer the Figure Q4.




Figure:Q4

- Show the general layout of the required system. [2 Marks]
- Give the detailed hardware design of each unit in your design. [3 Marks]
- Draw a flowchart to demonstrate the operation of such a system? [3 Marks]
- If the microcontroller has insufficient input/output lines, show how you can interface the LCD serially. [2 Marks]

```

; FOR PIC 16F877          ; 40 PIN DEVICE
; RESONATOR              ; 10MHz
; WATCHDOG               ; DISABLED

TITLE "(1)....."
list p = 16f877
include <p16f877.inc>

BANK0 macro
bsf STATUS,RP0
bsf STATUS,RP1
endm

BANK1 macro
bsf STATUS,RP0
bsf STATUS,RP1
endm

BANK2 macro
bsf STATUS,RP0
bsf STATUS,RP1
endm

BANK3 macro
bsf STATUS,RP0
bsf STATUS,RP1
endm

```

```

ORG 0 .START ADDRESS

NOP
GOTO START ;PROGRAM START

***** THE ROUTINES START HERE *****
ORG 0x20
START CALL INTIP ;INITIALISE PORTS

REPEAT
    MOVF PORTA,W ;(2).....
    MOVWF PORTD ;(3).....
    GOTO REPEAT ;REPEAT FOREVER

PORT INIT ROUTINE
INTIP BANKI
    MOVLW 06 ;(4).....
    MOVWF ADCON1
    MOVLW 0xFF
    MOVWF TRISA ;(3).....
    CLRF TRISD ;(6).....
    BANK0 ;(7).....
    RETURN ;(8).....
END

```

Figure Q1 (a): Assembly program.

File Address	File Address	File Address	File Address
Indirect addr. <sup>(1)</sup> 00h	Indirect addr. <sup>(1)</sup> 80h	Indirect addr. <sup>(1)</sup> 100h	Indirect addr. <sup>(1)</sup> 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h		
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h		
PORTD <sup>(1)</sup> 08h	TRISD <sup>(1)</sup> 88h		
PORTE <sup>(1)</sup> 09h	TRISE <sup>(1)</sup> 89h		
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATA 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADR 10Dh	EECON2 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved <sup>(1)</sup> 18Eh
TMR1H 0Fh		EEADRH 10Fh	Reserved <sup>(1)</sup> 18Fh
T1CON 10h			
TMR2 11h	SSPCON2 91h		
T2CON 12h	PR2 92h		
SSPBUF 13h	SSPADD 93h		
SSPCON 14h	SSPSTAT 94h		
CCPR1L 15h			
CCPR1H 16h			
COP1CON 17h			
RCSTA 18h	TXSTA 98h		
TXREG 19h	SPBRG 99h		
RCREG 1Ah			
CCPR2L 1Bh			
CCPR2H 1Ch			
COP2CON 1Dh			
ADRESH 1Eh	ADRESL 9Eh		
ADCON0 1Fh	ADCON1 9Fh		
General Purpose Register 96 Bytes	General Purpose Register 96 Bytes	accesses 20h-7Fh	accesses A0h - FFh
Bank 0 7Fh	Bank 1 FFh	Bank 2 17Fh	Bank 3 1FFh

Figure Q1 (b): Data memory organization.




Figure Q1 (c): Pin diagram of 16F87X.

Table 1: Instruction set.

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes	
			MSb		LSb				
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xxx	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
<b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSZ	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSZ	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
<b>LITERAL AND CONTROL OPERATIONS</b>									
ADDLW	k	Add literal and W	1	11	111k	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	<u>TO,PD</u>	
GOTO	k	Go to address	2	10	1k1k	k1kk	k1kk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	<u>TO,PD</u>	
SUBLW	k	Subtract W from literal	1	11	110x	k1kk	k1kk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

- Note 1: When an I/O register is modified as a function of itself (e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMRD register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Table 2: Special function registrars.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page	
<b>Bank 0</b>												
00h	INDF	Uses contents of FSR to address Data Memory (not a physical register)								----	----	11
01h	TMR0	8-bit Real-Time Clock/Counter								XXXX	XXXX	20
02h	PCL	Low Order 8 bits of the Program Counter (PC)								0000	0000	11
03h	STATUS <sup>(2)</sup>	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001	1XXXX	8
04h	FSR	Indirect Data Memory Address Pointer 0								XXXX	XXXX	11
05h	PORTA <sup>(4)</sup>	---	---	---	RA4/TDCKI	RA3	RA2	RA1	RA0	---x	XXXX	16
06h	PORTB <sup>(4)</sup>	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	XXXX	XXXX	18
07h	---	Unimplemented location, read as '0'								---	---	---
08h	EEDATA	EEPROM Data Register								XXXX	XXXX	13,14
09h	EEADR	EEPROM Address Register								XXXX	XXXX	13,14
0Ah	PCLATH	---	---	---	Write Buffer for upper 5 bits of the PC <sup>(1)</sup>					---	0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	10
<b>Bank 1</b>												
80h	INDF	Uses Contents of FSR to address Data Memory (not a physical register)								----	----	11
81h	OPTION_REG	RBPu	INTEDG	TDCS	T08E	PSA	PS2	PS1	PS0	1111	1111	9
82h	PCL	Low order 8 bits of Program Counter (PC)								0000	0000	11
83h	STATUS <sup>(2)</sup>	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001	1XXXX	8
84h	FSR	Indirect data memory address pointer 0								XXXX	XXXX	11
85h	TRISA	---	---	---	PORTA Data Direction Register					---	1111	16
86h	TRISB	PORTB Data Direction Register								1111	1111	18
87h	---	Unimplemented location, read as '0'								---	---	---
88h	EECON1	---	---	---	EEIF	WRERR	WREN	WR	RD	---	x000	13
89h	EECON2	EEPROM Control Register 2 (not a physical register)								----	----	14
0Ah	PCLATH	---	---	---	Write buffer for upper 5 bits of the PC <sup>(1)</sup>					---	0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	10

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.

2: The  $\overline{TO}$  and  $\overline{PD}$  status bits in the STATUS register are not affected by a  $\overline{MCLR}$  Reset.

3: Other (non power-up) RESETS include: external RESET through  $\overline{MCLR}$  and the Watchdog Timer Reset.

4: On any device RESET, these pins are configured as inputs.

5: This is the value that will be in the port output latch.

### OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPUP	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7						bit 0	

- bit 7 **RBPUP**: PORTB Pull-up Enable bit  
 1 = PORTB pull-ups are disabled  
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG**: Interrupt Edge Select bit  
 1 = Interrupt on rising edge of RB0/INT pin  
 0 = Interrupt on falling edge of RB0/INT pin
- bit 5 **T0CS**: TMR0 Clock Source Select bit  
 1 = Transition on RA4/T0CKI pin  
 0 = Internal instruction cycle clock (CLKOUT)
- bit 4 **T0SE**: TMR0 Source Edge Select bit  
 1 = Increment on high-to-low transition on RA4/T0CKI pin  
 0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3 **PSA**: Prescaler Assignment bit  
 1 = Prescaler is assigned to the WDT  
 0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 - n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

### STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	C
bit 7						bit 0	

- bit 7-6 **Unimplemented**: Maintain as '0'
- bit 5 **RP0**: Register Bank Select bits (used for direct addressing)  
 01 = Bank 1 (80h - FFh)  
 00 = Bank 0 (00h - 7Fh)
- bit 4 **TO**: Time-out bit  
 1 = After power-up, CLRWDT instruction, or SLEEP instruction  
 0 = A WDT time-out occurred
- bit 3 **PD**: Power-down bit  
 1 = After power-up or by the CLRWDT instruction  
 0 = By execution of the SLEEP instruction
- bit 2 **Z**: Zero bit  
 1 = The result of an arithmetic or logic operation is zero  
 0 = The result of an arithmetic or logic operation is not zero
- bit 1 **DC**: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF Instructions) (for borrow, the polarity is reversed)  
 1 = A carry-out from the 4th low order bit of the result occurred  
 0 = No carry-out from the 4th low order bit of the result
- bit 0 **C**: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF Instructions) (for borrow, the polarity is reversed)  
 1 = A carry-out from the Most Significant bit of the result occurred  
 0 = No carry-out from the Most Significant bit of the result occurred

**Note:** A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 - n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown



**INTCON REGISTER (ADDRESS 0Bh, 8Bh)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	
bit 7							bit 0	

- bit 7 **GIE:** Global Interrupt Enable bit  
1 = Enables all unmasked interrupts  
0 = Disables all interrupts
- bit 6 **EEIE:** EE Write Complete Interrupt Enable bit  
1 = Enables the EE Write Complete interrupts  
0 = Disables the EE Write Complete interrupt
- bit 5 **TOIE:** TMR0 Overflow Interrupt Enable bit  
1 = Enables the TMR0 interrupt  
0 = Disables the TMR0 interrupt
- bit 4 **INTE:** RB0/INT External Interrupt Enable bit  
1 = Enables the RB0/INT external interrupt  
0 = Disables the RB0/INT external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit  
1 = Enables the RB port change interrupt  
0 = Disables the RB port change interrupt
- bit 2 **TOIF:** TMR0 Overflow Interrupt Flag bit  
1 = TMR0 register has overflowed (must be cleared in software)  
0 = TMR0 register did not overflow
- bit 1 **INTF:** RB0/INT External Interrupt Flag bit  
1 = The RB0/INT external interrupt occurred (must be cleared in software)  
0 = The RB0/INT external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit  
1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)  
0 = None of the RB7:RB4 pins have changed state

<b>Legend:</b>			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**REGISTERS ASSOCIATED WITH TIMER0**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
01h	TMR0	Timer0 Module Register								XXXX XXXX	UUUU UUUU
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBP0	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	PORTA Data Direction Register								---1 1111	---1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.