



Module Number: EE6304

Module Name: Embedded Systems Design

[3 Hours]

[Answer all questions]

- Q1 The following figure shows part of the PIC1684A internal architecture. Study the Fig: Q1 and answer the following questions.




Fig:Q1

- What is the purpose of the Stack block? [2 Marks]
- What is the size of each memory location in the Program Memory? [2 Marks]
- What is the purpose of the 1-bit dashed wire? [2 Marks]
- Explain why the Program Counter is connected to the Data Bus? [2 Marks]
- What happens inside the microcontroller hardware when the instruction **call 34** is executed? [2 Marks]

- Q2
- State the three main elements in any microprocessor system. [1 Mark]
 - State the difference between a microprocessor and a microcontroller. [2 Marks]
 - Describe briefly the process of fetching an instruction in a microcontroller. [1 Marks]
 - State the advantages of flash read only memory (ROM), compared with other memory types. [1 Marks]

- Q3. You have been asked to design an embedded system to regulate glucose levels in the body of someone with diabetes by continuously measuring the level of glucose and dispensing doses of insulin based on those measurements. The chemical glucose sensor generates 4-bit digital signal. The insulin infusion pump is controlled by a PWM signal. The system has ON/OFF switch, RESET switch, alarm speaker and LCD for blood glucose monitoring




Fig:Q3 (a)

- a) Show the general layout of the required system? [2 Marks]
- b) Give the detailed hardware design of each unit in your design? [5 Marks]
- c) Draw a flowchart to demonstrate the operation of such a system? [5 Marks]
- d) If the microcontroller has no enough input/output lines, show how you can interface the LCD serially? [3 Marks]

- Q4 Matrix key pad consist of matrix switches (one switch for each key) as shown in figure Q4(a). It is the task of the programmer to produce software which will scan the keypad and determine which key is pressed. In order to scan the keypad, each column is pulled to logic one in turn whilst each raw is read in turn. Figure Q4 (b) demonstrate the flow chart for scanning process. Once you identify the key display it on a 7 segment LED which connected to Microcontroller.

- a) Draw a complete flow chart to demonstrate the overall operation of the key pad. [3 Marks]
- b) Write a algorithm to demonstrate the scanning and identification process. [2 Mark]
- c) Draw a complete circuit diagram with Microcontroller [2 Marks]
- d) Write a program in assembly language to execute the given task [3 Marks]




Figure Q4.(a) Matrix key pad




Figure Q4.(b)




Figure Q4 (c): Pin diagram of 16F87X.

Table 1: Instruction Set

Mnemonic, Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes
			MSb	L\$b		
BYTE-ORIENTED FILE REGISTER OPERATIONS						
ADDWF	f, d	Add W and f	1	00 0111 dfff ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00 0101 dfff ffff	Z	1,2
CLRF	f	Clear f	1	00 0001 1fff ffff	Z	2
CLRW	-	Clear W	1	00 0001 0XXX XXXX	Z	
COMF	f, d	Complement f	1	00 1001 dfff ffff	Z	1,2
DECf	f, d	Decrement f	1	00 0011 dfff ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00 1011 dfff ffff		1,2,3
INCF	f, d	Increment f	1	00 1010 dfff ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00 1111 dfff ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00 0100 dfff ffff	Z	1,2
MOVF	f, d	Move f	1	00 1000 dfff ffff	Z	1,2
MOVWF	f	Move W to f	1	00 0000 1fff ffff		
NOP	-	No Operation	1	00 0000 0XXX 0000		
RLF	f, d	Rotate Left f through Carry	1	00 1101 dfff ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00 1100 dfff ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00 0010 dfff ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00 1110 dfff ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00 0110 dfff ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	01 00bb bfff ffff		1,2
BSF	f, b	Bit Set f	1	01 01bb bfff ffff		1,2
BTFC	f, b	Bit Test f, Skip if Clear	1 (2)	01 10bb bfff ffff		3
BTFS	f, b	Bit Test f, Skip if Set	1 (2)	01 11bb bfff ffff		3
LITERAL AND CONTROL OPERATIONS						
ADDLW	k	Add literal and W	1	11 111X KKKK KKKK	C,DC,Z	
ANDLW	k	AND literal with W	1	11 1001 KKKK KKKK	Z	
CALL	k	Call subroutine	2	10 0KKK KKKK KKKK		
CLRWDT	-	Clear Watchdog Timer	1	00 0000 0110 0100	TO,PD	
GOTO	k	Go to address	2	10 1KKK KKKK KKKK		
IORLW	k	Inclusive OR literal with W	1	11 1000 KKKK KKKK	Z	
MOVLW	k	Move literal to W	1	11 00XX KKKK KKKK		
RETFIE	-	Return from interrupt	2	00 0000 0000 1001		
RETLW	k	Return with literal in W	2	11 01XX KKKK KKKK		
RETURN	-	Return from Subroutine	2	00 0000 0000 1000		
SLEEP	-	Go into standby mode	1	00 0000 0110 0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11 110X KKKK KKKK	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11 1010 KKKK KKKK	Z	

- Note 1: When an I/O register is modified as a function of itself (e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Table 2: Special Function Registrars

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page					
Bank 0																
00h	INDF									xxxx xxxx	11					
01h	TMR0									xxxx xxxx	20					
02h	PCL									0000 0000	11					
03h	STATUS ⁽⁴⁾	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxx	8					
04h	FSR	Indirect Data Memory Address Pointer 0								xxxx xxxx	11					
05h	PORTA ⁽⁴⁾	—	—	—	RA4/T0CKI	RA3	RA2	RA1	RA0	—x—x xxxx	16					
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO/INT	xxxx xxxx	16					
07h	—	Unimplemented location, read as '0'								— — — —	—					
08h	EEDATA	EEPROM Data Register								xxxx xxxx	13,14					
09h	EEADR	EEPROM Address Register								xxxx xxxx	13,14					
0Ah	PCLATH	—	—	—	Write Buffer for upper 5 bits of the PC ⁽¹⁾					---0 0000	11					
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10					
Bank 1																
80h	INDF	Uses Contents of FSR to address Data Memory (not a physical register)								xxxx xxxx	11					
81h	OPTION_REG	RP0U	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	9					
82h	PCL	Low order 8 bits of Program Counter (PC)								0000 0000	11					
83h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxx	8					
84h	FSR	Indirect data memory address pointer 0								xxxx xxxx	11					
85h	TRISA	—	—	—	PORTA Data Direction Register					—x—1 1111	16					
86h	TRISB	PORTB Data Direction Register								1111 1111	16					
87h	—	Unimplemented location, read as '0'								— — — —	—					
88h	EECON1	—	—	—	EEIF	WRERR	WREN	WR	RD	---0 0000	13					
89h	EECON2	EEPROM Control Register 2 (not a physical register)								-----	14					
0Ah	PCLATH	—	—	—	Write buffer for upper 5 bits of the PC ⁽¹⁾					---0 0000	11					
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10					

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.
- 2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.
- 3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.
- 4: On any device RESET, these pins are configured as inputs.
- 5: This is the value that will be in the port output latch.

OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

- bit 7 **RBPU:** PORTB Pull-up Enable bit
 1 = PORTB pull-ups are disabled
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG:** Interrupt Edge Select bit
 1 = Interrupt on rising edge of RB0/INT pin
 0 = Interrupt on falling edge of RB0/INT pin
- bit 5 **T0CS:** TMR0 Clock Source Select bit
 1 = Transition on RA4/T0CKI pin
 0 = Internal instruction cycle clock (CLKOUT)
- bit 4 **T0SE:** TMR0 Source Edge Select bit
 1 = Increment on high-to-low transition on RA4/T0CKI pin
 0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3 **PSA:** Prescaler Assignment bit
 1 = Prescaler is assigned to the WDT
 0 = Prescaler is assigned to the Timer0 module
- bit 2-0 **PS2:PS0:** Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	C
bit 7							bit 0

- bit 7-6 **Unimplemented:** Maintain as '0'
- bit 5 **RP0:** Register Bank Select bits (used for direct addressing)
 01 = Bank 1 (80h - FFh)
 00 = Bank 0 (00h - 7Fh)
- bit 4 **TO:** Time-out bit
 1 = After power-up, CLRWDAT instruction, or SLEEP instruction
 0 = A WDT time-out occurred
- bit 3 **PD:** Power-down bit
 1 = After power-up or by the CLRWDAT instruction
 0 = By execution of the SLEEP instruction
- bit 2 **Z:** Zero bit
 1 = The result of an arithmetic or logic operation is zero
 0 = The result of an arithmetic or logic operation is not zero
- bit 1 **DC:** Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBLW instructions) (for borrow, the polarity is reversed)
 1 = A carry-out from the 4th low order bit of the result occurred
 0 = No carry-out from the 4th low order bit of the result
- bit 0 **C:** Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)
 1 = A carry-out from the Most Significant bit of the result occurred
 0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand.
 For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-x							
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	
bit 7								bit 0

- bit 7 **GIE:** Global Interrupt Enable bit
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
- bit 6 **EEIE:** EE Write Complete Interrupt Enable bit
 1 = Enables the EE Write Complete interrupts
 0 = Disables the EE Write Complete interrupt
- bit 5 **TOIE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4 **INTE:** RB0/INT External Interrupt Enable bit
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2 **TOIF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1 **INTF:** RB0/INT External Interrupt Flag bit
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

