



UNIVERSITY OF RUHUNA

Faculty of Engineering

End-Semester 4 Examination in Engineering: January 2022

Module Number: EE4302

Module Name: Digital Electronics (N/C)

[Three Hours]

[Answer all questions, each question carries 10 marks]

Q1 a) The Boolean expression for the output F of a combinational logic circuit is given by

$$F(A,B,C) = A + B'C$$

- i) State a unique feature of a combinational logic circuit.
- ii) Express the function F as;
 - I. a sum of minterms and
 - II. a product of maxterms.
- iii) Implement the function F assuming that you have only three 2-input NAND gates and one 2-input OR gate.

[4.0 Marks]

- b) The control system of a power plant receives the following digital signals.
- Generator status G ($G=1$ if the generator is online, $G = 0$ if the generator is offline)
 - Fuel level L ($L= 1$ if the tank's fuel level is acceptable, $L = 0$ if the tank's fuel level is low)
 - Fuel tank temperature controller status C ($C = 1$ if the temperature controller is ON, $C = 0$ if the controller is OFF)
 - Fuel temperature T ($T= 1$ if the fuel temperature is acceptable, $T = 0$ if the fuel temperature is low)

When the generator is offline, the fuel tank temperature controller should maintain tank's fuel temperature within acceptable limits. Your task is to design a combinational logic circuit that could trigger a Fault F in the control system.

Fault signal F should be 1;

- if the generator is online and the tank's fuel level is low OR
- if the generator is offline and the fuel level is acceptable and the temperature controller is OFF OR
- if the generator is offline and the fuel level is acceptable and the temperature controller is ON and fuel temperature is low.

The fault signal F should be 0 in all the other circumstances.

- i) Derive a truth table summarizing the given problem statement.
- ii) Obtain a Boolean expression for F as a sum of minterms.
- iii) Simplify the Boolean expression for F using Karnaugh Map Method.

- iv) State an advantage and a drawback of Quine-McCluskey Algorithm compared to Karnaugh Map Method.
- v) Implement your design using logic gates.

[6.0 marks]

Q2 a) You are given a novel clocked Flip-Flop (FF) named UV FF. The UV FF has two inputs, U, V and an output Q. The characteristic table of UV FF is given in Table Q2-a).

- i) State two differences between a combinational logic circuit and a sequential logic circuit.
- ii) Derive the excitation table of the UV FF.

[2.0 Marks]

b) State table for a sequence detector is given in Table Q2-b). The detector circuit has one input named x . Its output y must be '1' when the intended sequence is detected and '0' otherwise. This sequence detector has to be implemented as a synchronous sequential logic circuit.

- i) Draw the state diagram considering the state table.
- ii) Identify the sequence of inputs that will be identified by the sequence detector.
- iii) Using "binary ascending" assignment technique, derive the binary coded state table. (The table should contain columns that indicate the following: Present state, Input, Next state, Output, FF input)
Note: Use D FFs in your design.
- iv) Obtain FF input equations and the output function in terms of present states and input.
- v) Simplify the expressions obtained in part b) iv).
- vi) Implement the sequence detector using FFs and logic gates.

[6.0 marks]

- c) i) Stating reasons, classify the designed sequence detector into either Mealy model or Moore model.
- ii) Considering the binary coded state table you developed in part b) iii), obtain the modified FF input column if you have to design the sequence detector using UV FFs.

[2.0 Marks]

- Q3 a) i) State two differences between a synchronous sequential logic circuit and an asynchronous sequential logic (ASL) circuit.
- ii) Briefly explain the fundamental mode of operation of an ASL circuit.
 - iii) Consider the flow table given in Figure Q3-a). Assign binary values to outputs at unstable states (denoted by "-") so that there are no momentary false outputs when the circuit switches between states.

[4.0 Marks]

- b) An ASL circuit has two internal states and one output. It has two inputs (x_1, x_2). The two excitation functions (Y_1, Y_2) and the output function (z) that describe the circuit are given below.

$$Y_1 = x_1x_2 + x_1y_2'$$

$$Y_2 = x_1 + x_1y_1y_2 + x_2y_1$$

$$z = x_1 + y_1 + y_2$$

- i) Obtain the circuit diagram using logic gates.
- ii) Derive the transition table and the output map. Circle the stable states in the transition table.
- iii) Comment with reasons, whether the circuit may become unstable for some input conditions.

[3.5 marks]

- c) Consider the flow table given in Figure Q3-c).

- i) Obtain the transition diagram of the flow table.
- ii) Hence, show that it is not possible to make a race-free binary variable assignment for the states in the flow table by using only three states.
- iii) Obtain the modified flow table with an appropriate race-free binary variable assignment for the states. Indicate your binary variable assignment for states in a transition diagram.

[2.5 marks]

- Q4 a) The basic logic gate in most of the digital logic families is either a NAND gate or a NOR gate.

- i) Show that NOT, AND, OR and NOR gates can be implemented by using only NAND gates.
- ii) State the meanings of the acronyms RTL, DTL and TTL used to specify digital logic families.
- iii) Explain the term "noise margin" of a logic gate.

[2.0 marks]

- b) A design of a digital logic circuit consists of 44 two-input NAND gates and 51 two-input NOR gates. The circuit has to be implemented using TTL quadruple two-input NAND gate ICs and TTL quadruple two-input NOR gate ICs. A quadruple IC contains four gates. For example, the schematic diagram of a TTL quadruple two-input NAND gate IC is shown in Figure Q4) b). The specifications of the logic gates are given in Table Q4-b).

- i) Calculate the noise margins of the gates used in this design.
- ii) Calculate the fan-out of a NAND gate.
- iii) Explain the importance of calculating the fan-out of logic gates in designing a digital logic circuit
- iv) Calculate the average power dissipation of a NAND gate and a NOR gate.

- v) Stating any assumptions, estimate the minimum power rating of a suitable power supply for the above circuit. [6.0 marks]
- c) Circuit diagram of the basic logic device in RTL logic family is given in Figure Q4-c).
 i) Briefly explain the operation of the circuit and identify the implemented logic gate. [2.0 marks]
- Q5 a) List three types of analog to digital converters (ADCs) [1.5 marks]
- b) Briefly explain what is meant by the resolution of an ADC. [1.0 mark]
- c) Consider a 10-bit ADC with $V_{ref+} = 10V$, $V_{ref-} = 0V$. If V_{in} is 7 V, calculate the output of the ADC. Show all calculations.
 Note: V_{ref+} and V_{ref-} are the upper and lower limits of input voltage and V_{in} is the input voltage. [3.0 marks]
- d) Answer either part A or part B

Part A

Consider the ADC given in Figure Q5-d)-A.

- i) Identify the type of ADC.
- ii) Briefly describe the functionality of Control Logic.
- iii) Compare the speed and accuracy of this type of ADC with respect to the other two given in part a).
- iv) Given the clock speed is 4 MHz and ADC has 16 bits, how long does it take to switch from V_{in} to V_{ref} .

Part B

Consider the ADC given in Figure Q5-d)-B.

- i) Identify the type of ADC.
- ii) Briefly describe the functionality of the SAR.
- iii) Given $V_{REF} = 7.5V$ and SAR is a 4-bit register, calculate the resolution of DAC.
- iv) Calculate the digital output when $V_{in} = 3.05 V$.

[4.5 mark]

Table Q2-a) Characteristic Table: UV Flip-Flop

U	V	Q(t+1)
0	0	0
0	1	Q'(t)
1	0	Q(t)
1	1	1

Table Q2-b) State Table of a Sequence Detector

Present state	Next state		Output	
	x = 0	x = 1	x = 0	x = 1
a	b	a	0	0
b	c	a	0	0
c	d	a	0	0
d	d	a	1	1

	X ₁ X ₂			
	00	01	11	10
a	(a), 1	(a), 1	b, -	c, -
b	c, -	(b), 1	(b), 1	(b), 1
c	(c), 0	d, -	(c), 0	(c), 0
d	a, -	(d), 0	c, -	(d), 0

Figure Q3-a)

	X ₁ X ₂			
	00	01	11	10
a	c	(a)	b	b
b	(b)	c	(b)	(b)
c	(c)	(c)	b	b

Figure Q3-c)

Table Q4-b) Specifications of the Logic gates

Parameter	Name	NAND gate	NOR gate
V _{CC}	Supply voltage	5 V	5 V
I _{CC} H	High-level supply current of a single gate	2.5 mA	3.2 mA
I _{CC} L	Low-level supply current of a single gate	5.0 mA	5.4 mA
V _{OH}	High-level output voltage	2.7 V	2.7 V
V _{OL}	Low-level output voltage	0.5 V	0.5 V
V _{IH}	High-level input voltage	2 V	2 V
V _{IL}	Low-level input voltage	0.8 V	0.8 V
I _{OH}	High-level output current	1 mA	0.4 mA
I _{OL}	Low-level output current	20 mA	8 mA
I _{IH}	High-level input current	0.05 mA	20 μA
I _{IL}	Low-level input current	2 mA	0.4 mA
t _{pLH}	Low-to-high delay	3 ns	13 ns
t _{pHL}	High-to-low delay	3 ns	10 ns




Figure Q4-b)




Figure Q4-c)




Figure Q5-d)-A




Figure Q5-d)-B