## Signal Constitution of the Constitution of the

## **UNIVERSITY OF RUHUNA**

## Faculty of Engineering

End-Semester 6 Examination in Engineering: February 2020

Module Number: EE6304

Module Name: Embedded System Design

[Three Hours]

[Answer all questions, each question carries 10 marks]

Q1 a) Briefly describe two advantages of using a microcontroller in an embedded system than using discrete logic based circuits.

[1 Mark]

b) Briefly describe how an IDE is beneficial in embedded systems programming than using a separate text editor and a compiler.

[1 Mark]

- c) i) Briefly describe the difference between a platform and an architecture with respect to a microcontroller.
  - ii) Using a figure, illustrate how an executable is made.
  - iii) Why is it said that "the executable is platform dependent"?

[3 Marks]

- d) i) Briefly describe what an interrupt vector is.
  - ii) Using a figure, illustrate what happens when an interrupt occurs while a program is running in a microcontroller.
  - iii) List two types of interrupts associated with a microcontroller.

[3 Marks]

e) Briefly explain how you would guarantee the order of execution of three tasks in a multi-tasking environment.

[1 Mark]

f) What are the three main tasks of a kernel?

[1 Mark]

- Q2 a) Consider the assembly code written for PIC16F877A microcontroller which is built in MPLAB-X IDE V5.15 given in Figure Q2.1.

  Note: The register summary is given in Figure Q2.2 and Assembly instruction summary is given in Figure Q2.3.
  - i) Which line will be executed after line 12?
  - ii) What is the name of the register accessed in line 31 and the value set at the register after execution of the line?
  - iii) Briefly describe the operation of line 38 including name of the register accessed, value of the register after execution.
  - iv) Assume that the execution time of MOVLW, MOVWF, and GOTO instructions is 1 microsecond and DECFSZ is 2 µs. How long does it take for the program to come from line 14 to line 22 (including line 14 and excluding line 22)?

Nv) Briefly describe the key functionality of this program.

[5 Marks]

You have been asked to write an assembly code for PIC16F877A microcontroller to implement the following functionality.

```
If PORTC pin 0 is HIGH
Set PORT A pin 4 LOW
Else
Set PORT A pin 4 HIGH
```

Assuming that the data direction of the ports are already assigned, implement the assembly code to implement the given functionality.

Note: You can either use instructions from the list given in Figure Q2.3 or any branch instruction of your preference.

[3 Marks]

c) Explain functionality or write a simple pseudocode equivalent to the following assembly code.

```
START MOVLW 0x0A
MOVWF 0x20
LOOP INCF 0x20
INCFSZ 0x20, 0x01
GOTO LOOP
END
```

[2 Marks]

- You are given a microcontroller with 8-bit, 16-bit, and 32-bit timers, namely, Timer0, Timer1, and Timer2. Each has 5 prescale values (1, 8, 64, 256, and 1024). Each timer consists of a timer register and a compare register which can be programmed to generate timer overflow interrupt and compare interrupt. Further, the microcontroller is equipped with a 12-bit analog to digital converter (ADC) with four channels. The reference voltages V<sub>ref</sub><sup>+</sup> and V<sub>ref</sub> are connected to 4 V and to the ground, respectively and the CPU speed is set to 20 MHz.
  - a) It is required to perform a time sensitive operation which requires a timer interrupt every 750 ms.
    - i) Identify the timer to be used in the above application and justify your choice.
    - ii) Identify the best prescale value to be used and justify your choice.
    - +ii) What should be the value set at compare register in order to generate an interrupt every 750 ms?

[3 Marks]

b) What is the input voltage if the value obtained at the ADC output is 768?

[1 Mark]

c) You are required to program the microcontroller to read data from an analog sensor every 750 ms.

- Assume that the timer interrupt is already programmed to trigger at every 750 ms and a variable 'read\_Flag' is set inside the timer interrupt service routine.
- A function 'read\_ADC()' is used to read the ADC output and the function returns the discrete value.
- A function 'display\_Value()' is used to display a value of type double in an LCD screen. It takes a double as an input parameter and does not return anything. Note that the function will limit the display to three decimal digits by truncating the input double (eg. 1.234 V).
- Ai) Use the given information to draw a simple flow chart to display the sensor output voltage at the LCD screen if it is greater than or equal to 2.5 V.
- wii) What will be the value displayed at the LCD screen if the input voltage is 3V. State any assumptions you make.

[3 Marks]

d) Consider the following code to initialize the serial port of a PIC16F877A microcontroller, where the important registers are given in Figure Q3.

```
void USART_Init (void)
{
          TRISC = 0x80;
          TXSTA = 0x24;
          RCSTA = 0x90;
          SPBRG = 65;
}
```

i) Evaluate the baud rate given that

```
BRGH = 1: High Speed SPBRG = (Fosc / (16 * BaudRate)) - 1

BRGH = 0: Low Speed SPBRG = (Fosc / (64 * BaudRate)) - 1.
```

ii) Identify the settings which needs to be matched with the other device connected to this microcontroller in order to successfully communicate between the two devices.

Hint: Use the data given in Figure Q3.

[3 Marks]

Q4 a) Assume that you are assigned a task to design two embedded devices given below.

Device 1: a communication device to be installed in a train.

Device 2: a device be carried by a nature photographer.

- i) Identify two design challenges for each of the device. If you identify more than two, write the most important two of them (do no write more).
- ii) If the photographer is supposed to leave the device in a rough terrain to periodically capture photographs, briefly discuss on how you could guarantee the fail-safe operation of the device through design?

[3 Marks]

b) Selecting a proper microcontroller at the design stage is critical. Briefly explain why it is important to choose a microcontroller with a bootloader.

[2 Marks]

c) Consider a sensor module developed for a line following robot which is shown in Figure Q4, where  $S_A$  and  $S_B$  are the line sensors. Each of the sensor output is LOW if it detects the line and HIGH if the line is not detected.

The chosen microcontroller consist of two I/O ports including two hardware interrupt pins.

You are given a set of library functions including functions move\_Left(), move\_Right(), and move\_Straight().

i) Name a (kernel) design strategy to be used in your program.

ii) Explain how you would design your program. You may use flow charts/block diagrams/codes to illustrate your answer.

iii) If the same line following robot is to be used in an environment where it has to follow a white line in a dark environment, draw and explain the changes you would do in your hardware if the microcontroller program is to remain unchanged.

[5 Marks]

	11	RES_VEC	T CODE	0x0	000
l	12		GOTO		
	13				
-	14	-MYSUB	MOVLW	OxFF	
1	15		MOVWF	0x21	
	16	LCOPI	MOVLW	OxFF	
J	17		MOVWE	0x22	
İ	18	LCOP2	MOVLW	0 <b>x</b> 02	
I	19		MOVWF		
ŀ	20	LCOP3	DECFSZ	0x23,0	<b>x</b> 01
	21		GOTO LO	XOP3	
	-22		DECFSZ	9x22,0	<b>x</b> 01
•	23		GOTO LO		
	24		DECFSZ	-	x01
ŀ	25		GOTO LO	XP1	
	26		RETURN		
-	27				
].	28	START			
	29		BCF		
	30	÷	BCF	0x03,	0 <b>x</b> 06
	31		CLRF	0 <b>x</b> 05	
1	32		BSF	0x03,	0x05
1	33 34		MOVLW		
ŀ	35	•	MOVWE	*****	
			BCF	0x03,	ŗ
1	36 37	7) 7 T 1177	BCF	0x03,	0x06
	38	BLINK			
	39		IORWF		0 <b>x</b> 01
	40		CALL		
	41		MOVLW	OxDF	
-  -	42		ANDWF CALL		OXOT
	43		END	ជា១០២	
Ĺ	**				

Figure Q2.1

	Address	A	aeenbb/	1	Address		Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr. (*)	180h
TMRO	01h	OPTION_REG	81h	TMRO	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
PORTE <sup>(1)</sup>	09h	TRISE(1)	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Purpose Register	118h	Purpose Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah	, ´	11Ah	<b>'</b>	19Ah
CCPR2L	1Bh		9Bh	<u> </u>	11Bh		19Bh
CCPR2H	1Ch	CMCON	9Ch		11Ch		19Ch
CCP2CON	1Dh	CVRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11 <b>E</b> h		19Fh
	20h		A0h		120h		1A0h
General		General Purpose Register		General Purpose Register		General Purpose Register	
Purpose Register		80 Bytes		80 Bytes		80 Bytes	
96 Bytes			EFh		16Fh		1EFh
	354	accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h	accesses 70h - 7Fh	1F0h
Bank 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FFh

Figure Q2.2: Register Banks for PIC16F877A

Address	Name	8a 7	Bit 6	Bit 5	Bit 4	BR 3	Bit 2	Bit 1	Bit 0		e on: , BOR	Details on page:
Benk 0												
00h <sup>(3)</sup>	INDF	Áddressin	g this locatio	in uses conf	ents of FSR	to address d	ala memory	(not a physi	cal register)	0000	0000	31, 150
01h	TMRO		dule Regist							† <del>-</del>	ZXXX	55, 150
02h <sup>(3)</sup>	PCL	Program C	rogram Counter (PC) Least Significant Byle								0000	30, 150
03h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001	lxxx	22, 150
04h <sup>(2)</sup>	FSR	Indirect Da	da Memory	Address Po	inter	<u> </u>		<u> </u>	<del></del>		XXXX	31, 150
05h	PORTA			PORTA Da	ta Laich who	on written: Po	ORTA pins w	hen read			0000	43, 150
06h	PORTB	PORTE D	ta Latch wi		PORTB pins		,				xxxx	45, 150
07h	PORTC	PORTC D	ela Lalch W	ien willen:	PORTC pins	when read				xxxx	XXXX	47, 150
08h <sup>(4)</sup>	PORTD				PORTO pina						XXXX	48, 150
09h <sup>(4)</sup>	PORTE	77.27				102 to 100 to	RE2	REI	REO	****	- XXX	49, 150
0Ah <sup>(1,3)</sup>	PCLATH				Write Busser	for the uppe	r 5 bits of the	1.		<del> </del>	0000	30, 150
DBh <sup>(3)</sup>	INTCON	GIE	PEÆ	TMROIE	INTE	RBIE	TMROIF	INTE	RBIF	<del></del>	900x	24, 150
0Ch	PIR1	PSP(F(3)	ADIF	RCIF	TXIF	SSPIF	CCPIIF	TMR2IF	TMRIF		0000	26, 150
0Dh	PIR2	3-375	CMIF	423 <del>4</del> 3	EEIF	BCLIF		أدا البيت والا	CCP2IF		00	28, 150
0Eh	TMR1L	Holding Re	gister for th	e Least Sign	vilicant Byte	of the 16-bit	TMR1 Regis	<b>■</b>			XXXX	60, 150
0Fh	TMR1H				ificant Byte o				<del></del> -		XXXX	60, 150
10h	TICON		,,, <u>,,,</u>	T1CKPS1		TIOSCEN	TISYNC	TMR1CS	TMR10N		0000	57, 150
11h	TMR2	Timer2 Mo	dule Regist	31		1.	7.0		· ·		0000	62, 150
1.2h	T2CON		TOUTP83	TOUTPS2	TOUTPS1	TOUTPSO	TMR2ON	TXYKPSI	T2CKPS0		9000	61, 150
13h	SSPBUF	Synchrono	us Serial Po	xt Receive !	Suffer/Transi				12011 00		XXXX	79, 150
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPMO		0000	82, 82,
						]	OLC XIII.	our in:	30.193	C000	CVQD	160
15h	CCPR1L	Capture/Co	ompare/PW	M Register	1 (LSB)	·				xxxx	xxxx	63, 150
16h	CCPR1H	Condense Communication of the Constitution of							xxxx	xxxx	63, 150	
17h	CCP1CON			CCP1X	CCP1Y	ССР1МЗ	CCP1M2	CCP1M1	CCP1M0	00	C-000	64, 150
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		000%	112, 150
195	TXREG	USART Tra	ansmit Deta	Register						0000		118, 150
1.Ah	RCREG	USART Re	ceive Data	Register	··						0000	118, 150
1Bh	CCPR2L	Capture/Co	xmpare/PW	M Register :	(LSB)						XXXX	63, 150

Figure Q2.3: Special Function Register Summary for PIC16F877A

Mnemo	nic.		Cycles	14-Bit Opcode				Status	Notes
Opera	nds	Description		MSb			LSb	Affected	MOTES
		BYTE-ORIENTED FILE RE	GISTER OPE	RATIO	NS				
ADDWF	f. d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00		dfff		Z	1,2
CLRF	f	Clear f	1	36	0001	lefe	ffff	Z	2
CLRW	-	Clear W	1	0.0		$\mathbf{x}\mathbf{x}\mathbf{x}0$		Z	
COMF	f, d	Complement f	1	00		dfff		Z	1,2
DECF	f, d	Decrement f	1	00			Efff	Z	1,2
DECFSZ	f, đ	Decrement f, Skip if 0	1(2)	00		dfff			1,2,3
INCF	f, d	Increment f	1 1	0.0		dfff		Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00		dfff			1,2,3
IORWF	ſ, d	Inclusive OR W with f	1	0.0		dfff		<u>z</u>	1,2
MOVF	f, d	Move f	1	00	1000	defe		Z	1,2
MOVWF	f	Move W to f	1	90	0000		ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		1
RLF	i, d	Rotate Left f through Carry	1	0.0	1101		tfff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff		Ç	1,2
SUBWF	f, d	Subtract W from f	1 1	0.0	0010		ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	90	1110		ffff		1,2
XORWF	f, d	Exclusive OR W with f		00	9110	deff	ffff	Z	1,2
		BIT-ORIENTED FILE RE	GISTER OPE	RATION	48				
BCF	f, b	Bit Clear f	1	01	ddoo	bfff			1,2
BSF	f. b	Bit Set f	1	01	olbb	bfff	ffff		1,2
BTFSC	f, b	Bit Test I, Skip II Clear	1 (2)	01			f f f f	1	3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	1166	bfff	ffff	<u></u>	3
	•	LITERAL AND CONT	ROL OPERA	rions					
ADDLW	k	Add Literal and W	1	11	111x	kkkk	kkkk		1
ANDLW	k	AND Literal with W	1 1	11	1001	4.44-7-	kkkk	1	
CALL	k	Call Subroutine	) 2	ž O	oksk	kxxk			1
CLRWDT	•	Clear Watchdog Timer	1	00	9000	0110	0100	,	
GOTO	k	Go to Address	2	10	ikkk		kkkk		1
IORLW	k	Inclusive OR Literal with W	1	11	1000		kkkk	1	ļ
MOVLW	k	Move Literal to W	1 1	11	00xx		kkkk		1
RETFIE	•	Return from Interrupt	2	០០	0000	0000	1001		1
RETLW	k	Return with Literal in W	2	11	Ölxx			1	
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000	1 ——	
SLEEP	-	Go into Standby mode	1	00	0000	0110		1	
SUBLW	k	Subtract W from Literal	1	11	110x	KKKK		1 '' _ '	
XORLW	k	Exclusive OR Literal with W	11	11	1010	KKKK	kkkk	Z	

Figure Q2.4: List of Assembly Instructions for PIC16F877A

BCF	Bit Clear f	BSF	Bit Set f
Syntax:	[ label ] BCF f,b	Syntax:	[ label ] BSF f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b ≤ 7	Operands:	0≤f≤127 0≤b≤7
Operation:	$0 \rightarrow (f < b >)$	Operation:	1 → (f <b>)</b>
Status Affected:	None	Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.	Description:	Bit 'b' in register 'f' is set.
GOTO	Unconditional Branch	IORLW	Inclusive OR Literal with W
Syntax:	[label] GOTO k	Syntax:	[label] IORLW k
Operands:	0 ≤ k ≤ 2047	Operands:	0 ≤ k ≤ 255
Operation:	k → PC<10:0>	Operation:	(W) .OR. k → (W)
O4-4 AM ( )	PCLATH<4:3> → PC<12:11>	Status Affected:	Z
Status Affected: Description:	None goto is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. goto is a two-cycle instruction.	Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.
DECFSZ	Decrement f, Skip if 0	INCF\$Z	Increment f, Skip if 0
Syntax:	[/abe/] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	0 ≤ f ≤ 127 d ∈ {0,1}
Operation:	(f) - 1 → (destination); skip if result = 0	Operation:	(f) + 1 → (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.  If the result is '1', the next instruction is executed. If the result is 'o', then a NOP is executed instead, making it a 2 Tcy instruction.	Description:	The contents of register 'f' are incremented. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.  If the result is '1', the next instruction is executed. If the result is 'o', a NOP is executed instead, making it a 2 Tcy instruction.
ANDWF	AND W with f	IORWF	Inclusive OR W with f
Syntax:	[label] ANDWF f,d	Syntax:	[label] IORWF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(W) .AND. (f) $\rightarrow$ (destination)	Operation:	(W) .OR. (f) → (destination)
Status Affected:	Z	Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

Figure Q2.5: Detailed Description of some Assembly Instructions for PIC16F877A

TXSTA	7	6	5	4	3	2	1	0
	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D

CSRC: Clock Source Select bit

Asynchronous mode: Don't care.

TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

BRGH: High Baud Rate Select bit

1 = High speed

0 = Low speed

TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

TX9D: 9th bit of Transmit Data, can be Parity

bit

RCSTA	7	6	5	4	3	2	1	0
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D

SPEN: Serial Port Enable bit

1 = Serial port enabled

(configures RC7/RX/DT and

RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

SREN: Single Receive Enable bit

Asynchronous mode: Don't care.

CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and load of the receive buffer when RSR is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

OERR: Overrun Error bit

1 = Overrun error (can be cleared by clearing

bit CREN)

0 = No overrun error

RX9D: 9th bit of Received Data (can be parity bit but must be calculated by user

firmware)

Figure Q3: Important Registers for UART Configuration in PIC16F877A